

# Compal Confidential

## A940 Schematics Document


INTEL Coffeelake-S CPU with DDR4 + AMD GPU(R17M-G1-50)

AIO M/B

12/21 , 2018

REV : 1.0

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/12/25	Deciphered Date	2013/09/01	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Cover Page	
				Size Custom	Document Number LA-E822P M/B
				Date: Monday, November 26, 2018	Rev 0.1
				Sheet 1 of 73	



PCIe Port Table		
No.	Port	Device
6	12	LAN
7	13	WLAN
17	23	TBT
18	24	TBT
19	25	TBT
20	26	TBT
21	27	SSD
22	28	SSD
23	29	SSD
24	30	SSD

SATA Port Table		
No.	Port	Device
0	19	HDD
1	20	
2	21	
3	22	
4	23	
5	24	

DDI Port Table		
No.	Port	Device
1	DDI1	HDMI OUT
2	DDI2	TBT
3	DDI3	NC

USB2.0 Port Table		
Port	Device	OC#
1	USB3.1 Gen1 Rear IO Port 1	OC#0
2	USB3.1 Gen1 Rear IO Port 2	OC#1
3	USB3.1 Gen1 Rear IO Port 3	OC#2
4	USB3.1 Gen1 Rear IO Port 4	OC#3
5	USB3.1 Gen1 SIDE IO TYPE-C	NA
6	USB3.1 Gen2 SIDE IO TYPE-A	OC#4
7	TO SB Board	NA
8	Card Reader	NA
9	TBT_PD	NA
10	NC	NA

BOARD ID Table	
Board ID	PCB Revision
0	0.1
1	0.2
2	0.3
3	

USB3.0 Port Table		
No.	Port	Device
1	1	USB3.0 (Rear IO)
2	2	USB3.0 (IO Board Port 1)
3	3	NC
4	4	NC
5	5	USB3.0 (IO Board Port 2)
6	6	NC

BOM Structure Table	
BOM Structure	BTO Item
A 2	A 0 8 2 s c 8 5 P 2
D 2	D 0 8 2 s c 8 5 P 2
@ A H @ X X P	U p p
T @	T i p b h
M @	M i b p l m b e t
E @	E i u b p l m b e t
@ M @	@ D b p l m b e t
E D	E D b p l m b e t
@ S @	@ D b p l m b e t
D S @	D S b p l m b e t
V G @	V A f 6 s n b h c 8 f g
V G @	V A f 6 h y k c 8 f g
V G M N	V A f 6 m t p n y h b
B C @	B A y b 6 t m b
N M O	N A n s b b f m b
W A @	W F F 3 c r p e y b 6 t
T M	H T M
W T M @	O H T M
S @	X T M s b b f m b
M B	S S E m n o y b b 6 t m b
N S @	S S E m n o y b b 6 t m b

Power Plane	Description	S0	S3	S4/S5
+DC20V	AC or battery power rail for power circuit.	N/A	N/A	N/A
+RTC_VCC_S5	RTC power	ON	ON	ON*
+3V3_DSW	3.3V DSW on power rail	ON	ON	ON*
+3VALW_S5	3.3V always on power rail	ON	ON	ON
+5VALW_S5	5V always on power rail	ON	ON	ON
+12VALW_S5	12V always on power rail	ON	ON	ON
+1.8VS_S0	1.8V always on power rail	ON	OFF	OFF
+1.0VALW_S5	1.0V always on power rail	ON	ON	ON
+1.0V_VCCST_S3	1.0V power rail for CPU VCCST	ON	ON	OFF
+1.2V_VDDQ_S3	1.2V power rail for DDR4	ON	ON	OFF
+2.5V_S3	2.5V power rail for DDR4	ON	ON	OFF
+CPU_VCCIO_S0	0.95V power rail for CPU VCCIO	ON	OFF	OFF
+5VS_S0	5V switched power rail	ON	OFF	OFF
+3VS_S0	3.3V switched power rail	ON	OFF	OFF
+12VS_S0	12V switched power rail	ON	OFF	OFF
+1.05VS_S0	+1.5V on power rail for CPU VCCSA	ON	OFF	OFF
+CPU_CORE	VCC Core voltage for CPU	ON	OFF	OFF
+VCC_GT_S0	Core voltage for CPU graphic	ON	OFF	OFF
+3VS_DGPU_S0	3.3V power rail for DIS graphic	ON	OFF	OFF
+VGA_CORE_S0	VCC Core voltage for GPU	ON	OFF	OFF
+1.05VS_DGPU_S0	1.05V power rail for DIS graphic	ON	OFF	OFF
+1.35VS_VGA_S0	1.35V power rail for VRAM	ON	OFF	OFF

Note : ON\* means that this power plane is ON only with AC power available, otherwise it is OFF.

SKU ID(Project) Table

SKU (Only DIS)	C7 DVT QHD BOM Configure Table
431ADS38L01 SAMSUNG 4G (DIS)	A 2 Q 0 b s m b n m o t n w h w i m R @
431ADS38L02 MICRON 4G (DIS)	A 2 Q 0 b s s b n m o t n w h w i m r @
X4EADS38L01	M @ E D S X E M @
X7679238L01 SAMSUNG 4G	V G S SAMSUNG - SA000092D10 S IC D5 256M32 K4G80325FB-HC28 FBGA 170P
X7679238L02 HYNIX 4G	V G H HYNIX - SA00009U150 S IC D5 256M32 H5GC8H24AJR-R0C BGA 170P
X7679238L03 MICRON 4G	V G M MICRON - SA00009TV60 S IC D5 256M32 MT51J256M32HF-70:B FBGA

EC SM Bus0 Address		
Device	Address	HEX
Converter RTD-2136N	0110-0010xb	62
GPU	1001-1110xb	9E

EC SM Bus2 Address		
Device	Address	HEX
Scalar RTD-2506S	1001-0100xb	94
LCD Backlight		

PCH SM Bus Address		
Device	Address	HEX
DDR(JDIMM1)	WRITE:0xA0 READ: 0xA1	
DDR(JDIMM2)	WRITE:0xA4 READ: 0xA5	


Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/12/25	Deciphered Date	2013/09/01	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Notes List
Size C	Document Number	LA-E881P M/B		Rev 0.1
Date:	Thursday, November 22, 2018	Sheet	3 of 73	





G3-&gt;S0

S0-&gt;S3/DS3

S0/DS3-&gt;S0

S0-&gt;S5






Port	Digital Display Interface Pins	CRB Digital Display Interface Signals	HDMI* Signals
Port 1	DDI1_TXP[0]	DDI1_LANE0_DP	HDMIx_TX2_DP
	DDI1_TXN[0]	DDI1_LANE0_DN	HDMIx_TX2_DN
	DDI1_TXP[1]	DDI1_LANE1_DP	HDMIx_TX1_DP
	DDI1_TXN[1]	DDI1_LANE1_DN	HDMIx_TX1_DN
	DDI1_TXP[2]	DDI1_LANE2_DP	HDMIx_TX0_DP
	DDI1_TXN[2]	DDI1_LANE2_DN	HDMIx_TX0_DN
	DDI1_TXP[3]	DDI1_LANE3_DP	HDMIx_CLK_DP
	DDI1_TXN[3]	DDI1_LANE3_DN	HDMIx_CLK_DN
	Hot plug detect used by HDMI Port 1	DDPB_HPD	DDI1_HPD_Q
	HDMI DDC lines for Port 1	DDPB_CTRLCLK	DDI1_CTRL_CLK
DDPB_CTRLDATA		DDI1_CTRL_DATA	

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.


Size Custom	Document Number <b>LA-F901P M/B</b>	Rev 0.1
Date: Thursday, November 22, 2018	Sheet 5 of 73	



PEG\_RCOMP  
Trace Width = 5 mils  
Trace Spacing to Other Signals =15 mils  
Trace Length < 600 mils

Typ- suggest 220nF. The change in AC capacitor value from 100nF to 220nF is to enable compatibility with future platforms having PCIe Gen3 (8GT/s)

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/09/01	Deciphered Date	2013/09/01	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size   Document Number	Rev
				Custom   LA-F901P M/B	0.1
				Date: Thursday, November 22, 2018	Sheet 6 of 73









## UC1F

A4	VSS_NCTF_A4	VSS_AK5
AG2	VSS_AG2	VSS_AK8
AG3	VSS_AG3	VSS_AK9
AG33	VSS_AG33	VSS_AL14
AG36	VSS_AG36	VSS_AL11
AG4	VSS_AG4	VSS_AL1
AG5	VSS_AG5	VSS_AL1
AH33	VSS_AH33	VSS_AL2
AG8	VSS_AH33	VSS_AL21
AH36	VSS_AH36	VSS_AL24
AH37	VSS_AH36	VSS_AL27
AH38	VSS_AH37	VSS_AL3
AH39	VSS_AH38	VSS_AL30
AH40	VSS_AH39	VSS_AL36
AH5	VSS_AH5	VSS_AL4
AH40	VSS_AH5	VSS_AL5
AJ1	VSS_AH40	VSS_AM11
AH8	VSS_AJ1	VSS_AM11
AG1	VSS_AH8	VSS_AM14
A15	VSS_AG1	VSS_AM17
A13	VSS_A15	VSS_AM19
A24	VSS_A13	VSS_AM24
AA3	VSS_A24	VSS_AM27
AA33	VSS_AA3	VSS_AM30
A11	VSS_AA33	VSS_AM31
A17	VSS_A11	VSS_AM32
AA8	VSS_A17	VSS_AM33
AB39	VSS_AA8	VSS_AM34
AC33	VSS_AB39	VSS_AM35
AC3	VSS_AC33	VSS_AM36
AB5	VSS_AC3	VSS_AM37
AC34	VSS_AB5	VSS_AM38
AC35	VSS_AC34	VSS_AM39
AC6	VSS_AC35	VSS_AM40
AD33	VSS_AC6	VSS_AM5
AD1	VSS_AD33	VSS_AK7
AD38	VSS_AD1	VSS_AK6
AD39	VSS_AD38	VSS_AK40
AD4	VSS_AD39	VSS_AK37
AD6	VSS_AD4	VSS_AK36
AD40	VSS_AD6	VSS_AK30
AD7	VSS_AD40	VSS_AK29
AD8	VSS_AD7	VSS_AJ24
AE3	VSS_AD8	VSS_AJ30
AE36	VSS_AE3	VSS_AJ30
AE5	VSS_AE36	VSS_AK22
AE33	VSS_AE5	VSS_AK27
AF1	VSS_AE33	VSS_AJ4
AE8	VSS_AF1	VSS_AJ5
AF33	VSS_AE8	VSS_AJ8
AF36	VSS_AF33	VSS_AK10
AF37	VSS_AF36	VSS_AK12
AF40	VSS_AF37	VSS_AK13
AF5	VSS_AF40	VSS_AK15
AF8	VSS_AF5	VSS_AK16
A7	VSS_AF8	VSS_AK17
AJ31	VSS_A7	VSS_AK18
AJ32	VSS_AJ31	VSS_AK19
AJ33	VSS_AJ32	VSS_AK20
AJ34	VSS_AJ33	VSS_AK23
AJ35	VSS_AJ34	VSS_AK25
AJ36	VSS_AJ35	VSS_AK26
AD37	VSS_AJ36	VSS_AK28
	VSS_AD37	VSS_AD36

CFL\_S62\_IP\_CRB\_CFLS\_LGA

⑧

## UC1K

AR3	VSS_AR3	VSS_AN1
AR4	VSS_AR4	VSS_AN4
AR5	VSS_AR5	VSS_AN5
AR24	VSS_AR24	VSS_AN6
AR27	VSS_AR27	VSS_AN7
AR30	VSS_AR30	VSS_AN8
AR31	VSS_AR30	VSS_AN9
AR32	VSS_AR31	VSS_AN9
AR33	VSS_AR32	VSS_AN10
AR34	VSS_AR33	VSS_AN11
AR35	VSS_AR34	VSS_AN14
AR36	VSS_AR35	VSS_AN16
AT5	VSS_AR36	VSS_AN19
AT6	VSS_AT5	VSS_AN22
AT7	VSS_AT6	VSS_AN23
AT8	VSS_AT7	VSS_AN24
AT9	VSS_AT8	VSS_AN27
AT10	VSS_AT9	VSS_AN30
AT11	VSS_AT10	VSS_AN36
AT12	VSS_AT11	VSS_AP5
AT13	VSS_AT12	VSS_AP11
AT14	VSS_AT13	VSS_AP14
AT17	VSS_AT14	VSS_AP24
AT24	VSS_AT17	VSS_AP27
AT25	VSS_AT24	VSS_AP30
AT26	VSS_AT25	VSS_AP36
AT27	VSS_AT26	VSS_AP37
AT28	VSS_AT27	VSS_AP40
AT29	VSS_AT28	VSS_AR1
AT30	VSS_AT29	VSS_AR2
AT31	VSS_AT30	VSS_AR11
AT32	VSS_AT31	VSS_AR14
AT34	VSS_AT32	VSS_AR16
AT36	VSS_AT34	VSS_AR17
AT37	VSS_AT36	VSS_AR18
AT38	VSS_AT37	VSS_AR19
AT39	VSS_AT38	VSS_AR20
AT40	VSS_AT39	VSS_AR21
AU1	VSS_AT40	VSS_AR22
AU4	VSS_AU1	VSS_AR23
AU5	VSS_AU4	VSS_AR23
AU7	VSS_AU5	VSS_AU39
AU25	VSS_AU7	VSS_AU40
AU30	VSS_AU25	VSS_AV39
AU34	VSS_AU30	VSS_AW38
AU35	VSS_AU34	VSS_C5
AU36	VSS_AU35	VSS_C8
AU37	VSS_AU36	VSS_C10
AU38	VSS_AU37	VSS_C37
AU39	VSS_AU38	VSS_B24
AU40	VSS_AU39	VSS_B26
AU41	VSS_AU40	VSS_B28
AU42	VSS_AU41	VSS_B30
AU43	VSS_AU42	VSS_B36
AU44	VSS_AU43	VSS_C2
AU45	VSS_AU44	VSS_C12
AU46	VSS_AU45	VSS_C14
AU47	VSS_AU46	VSS_C16
AU48	VSS_AU47	VSS_C18
AU49	VSS_AU48	VSS_C20
AU50	VSS_AU49	VSS_C22
AU51	VSS_AU50	VSS_C24
AU52	VSS_AU51	VSS_C31
AU53	VSS_AU52	VSS_C33
AU54	VSS_AU53	VSS_C35
AU55	VSS_AU54	VSS_B6

CFL\_S62\_IP\_CRB\_CFLS\_LGA

⑧

## UC1L

D40	VSS_NCTF_D40	VSS_D4
K4	VSS_K4	VSS_D7
K7	VSS_K7	VSS_D24
K39	VSS_K39	VSS_D26
L3	VSS_L3	VSS_D28
L6	VSS_L6	VSS_D30
L9	VSS_L9	VSS_D37
L13	VSS_L13	VSS_D39
L32	VSS_L32	VSS_D39
M1	VSS_M1	VSS_E3
M4	VSS_M4	VSS_E6
M7	VSS_M7	VSS_E9
M10	VSS_M10	VSS_E11
M12	VSS_M12	VSS_E15
M15	VSS_M15	VSS_E17
M19	VSS_M19	VSS_E19
M21	VSS_M21	VSS_E21
M23	VSS_M23	VSS_E23
M25	VSS_M25	VSS_E31
M27	VSS_M27	VSS_E33
M29	VSS_M29	VSS_E37
M35	VSS_M35	VSS_F1
M37	VSS_M37	VSS_F4
M39	VSS_M39	VSS_F7
N3	VSS_N3	VSS_F10
N6	VSS_N6	VSS_F22
N8	VSS_N8	VSS_F26
N33	VSS_N33	VSS_F28
P1	VSS_P1	VSS_F30
P4	VSS_P4	VSS_F36
P35	VSS_P35	VSS_F40
P37	VSS_P37	VSS_G3
P39	VSS_P39	VSS_G6
R3	VSS_R3	VSS_G11
R6	VSS_R6	VSS_G13
R8	VSS_R8	VSS_G15
R33	VSS_R33	VSS_G17
T1	VSS_T1	VSS_G19
T4	VSS_T4	VSS_G22
T35	VSS_T35	VSS_G31
T37	VSS_T37	VSS_G33
T39	VSS_T39	VSS_H1
U3	VSS_U3	VSS_H4
U6	VSS_U6	VSS_H7
U33	VSS_U33	VSS_H9
V1	VSS_V1	VSS_H11
V8	VSS_V8	VSS_H12
V35	VSS_V35	VSS_H21
V37	VSS_V37	VSS_H24
V39	VSS_V39	VSS_H26
W3	VSS_W3	VSS_H28
W6	VSS_W6	VSS_H30
W33	VSS_W33	VSS_H35
Y5	VSS_Y5	VSS_H37
Y35	VSS_Y35	VSS_H39
Y37	VSS_Y37	VSS_J3
K15	VSS_K15	VSS_J6
K17	VSS_K17	VSS_J10
K19	VSS_K19	VSS_J12
K22	VSS_K22	VSS_J16
K24	VSS_K24	VSS_J18
K26	VSS_K26	VSS_J20
K28	VSS_K28	VSS_J32
K30	VSS_K30	VSS_J34
K33	VSS_K33	VSS_K1
K35	VSS_K35	VSS_K14
K37	VSS_K37	
L11	VSS_L11	

CFL\_S62\_IP\_CRB\_CFLS\_LGA

⑧

## UC1J


J8	RSVD_TP2	RSVD4	AC37
J7	RSVD_TP1	RSVD1	AB35
L8	IST_TRIG	RSVD2	AB37
K8	RSVD_TP3	RSVD3	AB38
		RSVD5	AJ22
		RSVD12	D15
		RSVD21	K11
AV1	RSVD8		
AW2	RSVD9		
H8	RSVD13		
K10	RSVD20		
L10	RSVD24		
J17	RSVD18		
B39	RSVD10		
C40	RSVD11		
J19	RSVD19		
		RSVD17	J15
		RSVD16	J14
G8	VSS_G8	RSVD7	AU9
AY3	VSS_AY3	RSVD6	AU10
D1	PROC_TRIGIN		
B3	PROC_TRIGOUT		
		RSVD15	J13
		RSVD23	K13
L12	RSVD25	RSVD14	J11
K12	RSVD22		

CFL\_S62\_IP\_CRB\_CFLS\_LGA

⑧

Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date		2015/12/25		Deciphered Date		2013/09/01	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title			
				Skylake GND/RSVD			
				Size	Document	Number	Rev
Custom		LA-F901P M/B			0.1		
Date:		Thursday, November 22, 2018		Sheet		9 of 73	

# INTERLEAVE CHANNEL-A



PLACE ALL THE BELOW RESISTORS CLOSE TO SODIMM

(4.0 mm) Reverse Type


SPD ADDRESS FOR CHANNEL A :

WRITE ADDRESS: 0xA0  
READ ADDRESS: 0xA1



SA0 = 0; SA1 = 0; SA2 = 0.

DDR4 POR OPERATING SPEED: 1867 MT/S  
STRETCH GOAL IS 2133 MT/S

Layout Note:  
Place near JDIMM1




Layout Note:  
PLACE THE CAP WITHIN 200 MILS  
FROM THE JDIMM1





PLACE NEAR TO PIN


Layout Note:  
Place near JDIMM1











Layout Note:  
Place near JDIMM1



**INTERLEAVE  
CHANNEL-B**



```
SPD ADDRESS FOR CHANNEL B :
WRITE ADDRESS: 0xA4
READ ADDRESS: 0xA5
SA0 = 0; SA1 = 1; SA2 = 0.
DDR4 POR OPERATING SPEED: 1867 MT/S
STRETCH GOAL IS 2133 MT/S
```




Security Classification	Compul Secret Data			Title		<b>Compul Electronics, Inc</b>	
Issued Date	2015/12/25	Deciphered Date	2015/12/31	Docu	DDR4 DIMMA		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPUL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND PROPRIETARY INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPANY OR THE CUSTODY OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPUL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPUL ELECTRONICS, INC.				Size	LA-F901P /S/		Rev
				Content	Date: Thursday, November 22, 2016 11:01 AM		01




S IC FH82B360 SR408 B0 BGA PCH-H C38A!  
SA0000BXA10


LAN  
WLAN(M.2 E-KEY)




USB3.0 (Rear IO Port 1)  
USB3.0 (Rear IO Port 2)  
USB3.0 (Rear IO Port 3)  
USB3.0 (Rear IO Port 4)  
USB3.0 (Side IO TYPE C, TBT\_PD)  
USB3.1 Gen2 (Side IO TYPE A)  
To SB USB  
Card Reader







USB2\_COMP  
Trace Width = 5 mils  
Trace Spacing to Other Signals = 15 mils  
Trace Length < 1000 mils



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/12/25	Deciphered Date	2013/09/01	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PCH_DMI/USB2/PCIE	
Size B	Document Number	LA-F901P M/B		Rev	0.1
Date:	Thursday, November 22, 2018	Sheet	12 of 73		




# 32.768KMHZ CRYSTAL




Security Classification		Compal Secret Data				Compal Electronics, Inc.					
Issued Date		2015/12/25		Deciphered Date		2013/09/01		Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						PCH_CLKLPC/SP/ISMBUS					
						Size Custom		Document Number		Rev	
						Date:		Thursday, November 22, 2018		Sheet 14 of 73	
						LA-F901P M/B		0.1			








**SML1**  
(Link to EC,DGPU)



## Functional Strap Definitions


**SMLALERT#**  
This signal has a weak internal Pull-down.  
0 = Disable Intel ME Crypto Transport Layer Security (TLS) cipher suite (no confidentiality). (Default)  
1 = Enable Intel ME Crypto Transport Layer Security (TLS) cipher suite (with confidentiality). Must be pulled up to support Intel AMT with TLS.  
Notes:  
1. The internal Pull-down is disabled after RSMRST# de-asserts.  
2. This signal is in the primary well.



## Functional Strap Definitions


**SMLALERT0#**  
This signal has a weak internal Pull-down.  
0 = LPC is selected (for EC 9022).  
1 = eSPI is selected (for EC 9042). (Default)  
Notes:  
1. The internal Pull-down is disabled after RSMRST# de-asserts.  
2. This signal is in the primary well.

**SMLALERT1#**  
This signal has an internal pull-down.  
0 = Disable IntelR DCI-OOB (Default)  
1 = Enable IntelR DCI-OOB  
Notes:  
1. The internal pull-down is disabled after RSMRST# de-asserts.  
2. When used as PCHHOT# and strap low, a 150K pull-up is needed to ensure it does not override the internal pull-down strap sampling.



1st source : BSS138W\_PANJIT (SB00000T000)  
2st source : LBSS139WT1G\_LRC (SB00001G000)

Vgs(max)=1.5V



This signal has a weak internal pull-down.  
0 = Enable security measures defined in the Flash Descriptor.  
1 = Disable Flash Descriptor Security (override). This strap should only be asserted high using external pull-up in manufacturing/debug environments ONLY.

Security Classification	Compal Secret Data		Title	
Issued Date	2015/12/25	Deciphered Date	2013/09/01	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. WITHIN THIS SHEET OR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Compal Electronics, Inc.				
PCH_HDA/SMBUS/SPM				
Sheet	Document Number	Rev		
C	LA-F901P M/B	0.1		
Date:	Thursday, November 25, 2018	Sheet	16	of 73

Rear GEN1

47 USB3\_CTX\_DRX\_N1  
47 USB3\_CTX\_DRX\_P1  
47 USB3\_CRX\_DTX\_N1  
47 USB3\_CRX\_DTX\_P1

Rear GEN1

49 USB3\_CTX\_DRX\_N2  
49 USB3\_CTX\_DRX\_P2  
49 USB3\_CRX\_DTX\_N2  
49 USB3\_CRX\_DTX\_P2

Rear GEN1

48 USB3\_CTX\_DRX\_N6  
48 USB3\_CTX\_DRX\_P6  
48 USB3\_CRX\_DTX\_N6  
48 USB3\_CRX\_DTX\_P6

Rear GEN1

48 USB3\_CTX\_DRX\_N5  
48 USB3\_CTX\_DRX\_P5  
48 USB3\_CRX\_DTX\_N5  
48 USB3\_CRX\_DTX\_P5

Side Gen2

47 USB3\_CTX\_DRX\_P4  
47 USB3\_CTX\_DRX\_N4  
47 USB3\_CRX\_DTX\_P4  
47 USB3\_CRX\_DTX\_N4

UH1F

F9 USB31\_1\_TXN  
F7 USB31\_1\_TXP  
D11 USB31\_1\_RXN  
C11 USB31\_1\_RXPC3 USB31\_2\_TXN  
D4 USB31\_2\_TXP  
B9 USB31\_2\_RXN  
C9 USB31\_2\_RXPC17 USB31\_6\_TXN  
C16 USB31\_6\_TXP  
F14 USB31\_6\_RXN  
C15 USB31\_6\_RXPB15 USB31\_5\_TXN  
J13 USB31\_5\_TXP  
K13 USB31\_5\_RXN  
K13 USB31\_5\_RXPG12 USB31\_3\_TXP  
F11 USB31\_3\_TXN  
C10 USB31\_3\_RXP  
B10 USB31\_3\_RXNC14 USB31\_4\_TXP  
B14 USB31\_4\_TXN  
J15 USB31\_4\_RXP  
K16 USB31\_4\_RXNCNP-H\_BGA874  
@

CNP-H

GPP\_A1/LAD0/ESPI\_IO0  
GPP\_A2/LAD1/ESPI\_IO1  
GPP\_A3/LAD2/ESPI\_IO2  
GPP\_A4/LAD3/ESPI\_IO3GPP\_A5/LFRAME#/ESPI\_CS#0  
GPP\_A6/SERIRQ/ESPI\_CS1#  
GPP\_A7/PIQAA/ESPI\_ALERT0#  
GPP\_A0/RCIN#/ESPI\_ALERT1#  
GPP\_A14/SUS\_STAT#/ESPI\_RESET#GPP\_A9/CLKOUT\_LPC0/ESPI\_CLK  
GPP\_A10/CLKOUT\_LPC1GPP\_K19/SMI#  
GPP\_K18/NMI#GPP\_E6/SATA\_DEVSLP2  
GPP\_E5/SATA\_DEVSLP1  
GPP\_E4/SATA\_DEVSLP0  
GPP\_F9/SATA\_DEVSLP7  
GPP\_F8/SATA\_DEVSLP6  
GPP\_F7/SATA\_DEVSLP5  
GPP\_F6/SATA\_DEVSLP4  
GPP\_F5/SATA\_DEVSLP36 OF 15  
CNP-H\_BGA874  
Rev1.0BB39 LPC\_AD0\_PCH  
AW37 LPC\_AD1\_PCH  
AV37 LPC\_AD2\_PCH  
BA38 LPC\_AD3\_PCHBE38 LPC\_FRAME#\_PCH  
AW35 SERIRQ  
BA36 TPM\_STSIRQ#  
BF38 SUS\_STAT#BB36 LPC\_CLKOUT0  
BB34 LPC\_CLKOUT1T48 NMI#  
T47 GPP\_K18/NMI#AH40 MSB\_RESUME  
AL48 MSB\_RESUMEAH47  
AN46  
AR47  
AP48

Modify 0408

RH155 1 2 22 0402 5%  
RH156 1 2 22 0402 5%  
RH157 1 2 22 0402 5%  
RH158 1 2 22 0402 5%RH81 2 1 22 0402 5%  
TPM\_STSIRQ# 50 41RH83 2 1 22 0402 5%  
RH19 1 22 0402 5%CH34 1 2  
10P\_0402 50V8J  
@ EMI@

MSB\_RESUME 36

DGPU\_PWROK 66  
TBT\_FORCE\_PWR 29FAN\_PWR\_EN\_L RH89 1 2 0 0402 5%  
FAN\_PWR\_EN 51  
DG\_PEWAKE# 29GPP\_H15 RH171 2 1 0 0402 5%  
GPP\_H12  
SM\_INTRUDER# RH90 1 1M\_0402 5%+3VS\_S0  
RH87 10K\_0402 5%  
Power side have pull high resistor (100K)+3VS\_S0  
RH87 10K\_0402 5%  
Power side have pull high resistor (100K)+3VS\_S0  
RH87 10K\_0402 5%  
Power side have pull high resistor (100K)+3VS\_S0  
RH87 10K\_0402 5%  
Power side have pull high resistor (100K)+3VS\_S0  
RH87 10K\_0402 5%  
Power side have pull high resistor (100K)+3VS\_S0  
RH87 10K\_0402 5%  
Power side have pull high resistor (100K)+3VS\_S0  
RH87 10K\_0402 5%  
Power side have pull high resistor (100K)+3VS\_S0  
RH87 10K\_0402 5%  
Power side have pull high resistor (100K)+3VS\_S0  
RH87 10K\_0402 5%  
Power side have pull high resistor (100K)+3VS\_S0  
RH87 10K\_0402 5%  
Power side have pull high resistor (100K)+3VS\_S0  
RH87 10K\_0402 5%  
Power side have pull high resistor (100K)+3VS\_S0  
RH87 10K\_0402 5%  
Power side have pull high resistor (100K)+3VS\_S0  
RH87 10K\_0402 5%  
Power side have pull high resistor (100K)+3VS\_S0  
RH87 10K\_0402 5%  
Power side have pull high resistor (100K)+3VS\_S0  
RH87 10K\_0402 5%  
Power side have pull high resistor (100K)+3VS\_S0  
RH87 10K\_0402 5%  
Power side have pull high resistor (100K)+3VS\_S0  
RH87 10K\_0402 5%  
Power side have pull high resistor (100K)

SERIRQ

8.2K\_0402 5% 2 1 RH80


KB\_RST#

10K\_0402 5% 2 1 RH82

TPM\_STSIRQ#


10K\_0402 5% 2 1 RH84

PCH PLTRST Buffer



## Functional Strap Definitions

External pull-up is required. Recommend 100K if pulled up to 3.3V or 75K if pulled up to 1.8V. This strap should sample HIGH. There should NOT be any on-board device driving it to opposite direction during strap sampling.



## Functional Strap Definitions

SML2ALERT#

This signal has a weak internal pull-down.

0 = Master Attached Flash Sharing (MAFS) enabled (Default)  
1 = Slave Attached Flash Sharing (SAFS) enabled.

Notes:


1. This signal is in the primary well.  
Warning: This strap must be configured to '0' if the eSPI or LPC strap is configured to '0'

PCH\_SPI\_CLK


CH38 10P\_0402 50V8J @ EMI@

Close UH1


Close to UH1




Close UH4



SPI ROM 16M Byte




ROM Socket



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/12/25	Deciphered Date	2013/09/01	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PCH PCI-E/USB
Size	Document Number	Rev	LA-F901P M/B	
Custom		0.1		
Date:	Thursday, November 22, 2018	Sheet	17	of 73





Need to confirm the decoupling and Power requirment











Rail Name		Nominal Voltage	DC Tolerance	AC Tolerance	Maximum Current	Notes
VDVC	"R17M-P1-50" 18W	0.700 V to 0.887 V	VID_VDDCI_VDDC $\pm 0.6$ mV $mV \pm 20$ mV	Overshoot: 120 mV	20 A (TDC) 50 A (EDC)	1, 4, 8
	"R17M-P1-50" 25W	0.700 V to 0.963 V		Undershoot: 90 mV	30 A (TDC) 60 A (EDC)	
	"R17M-P1-50" 35W	0.700 V to 1.075 V		40 A (TDC) 70 A (EDC)		
	"R17M-P1-70" 25W	0.700 V to 1.000 V		30 A (TDC) 70 A (EDC)		
	"R17M-P1-70" 40W	0.700 V to 1.144 V		45 A (TDC) 92 A (EDC)		
	"R17M-M2-70"	0.700 V to 0.800 V		16 A (TDC) 35 A (EDC)		




Size of the Primary Memory Apertures	ROM_CONFIG[2:0]
128 MB	000
256 MB	001
64 MB	010
8 GB	011
16 GB	100
1 GB	101
2 GB	110
4 GB	111

- Use the GPU default strap on GPIO\_22\_ROMCSB (i.e., 1).
- Use the GPU default straps on GPIO\_13, GPIO\_12, and GPIO\_11 (i.e., 101).

Security Classification		Compal Secret Data		Title		Compal Electronics, Inc.	
Issued Date	2017/07/20	Deciphered Date	2018/07/20	Size	Document Number	Revision	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET IS NOT TO BE TRANSMITTED OR DISCLOSED TO ANY OTHER PARTY WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Sheet	1	0.1	
				Date:	Thursday, November 22, 2018	Sheet	22 of 73
				Module Design Topic			




BIOS_ROM_EN	GPIO_22_ROMCSB	<p>Enable external BIOS ROM device.</p> <p>0: Disable external BIOS ROM device.</p> <p>1: Enable external BIOS ROM device.</p> <p><b>Note:</b> When an external BIOS ROM device is used, GPIO_22_ROMCSB also connects to the ROM device's chip select (active low).</p>	1 (Internal pull-up)
-------------	----------------	-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------	-------------------------



TX_HALF_SWING	GPIO_0	<p>Controls the transmitter full/half swing mode.</p> <p>0: The transmitter full-swing is enabled.</p> <p>1: The transmitter half-swing is enabled.</p>	0 (Internal pull-down)
BIF_VGA_DIS	GPIO_29	<p>Determine whether or not the card will be recognized as the system's VGA controller (via the SUBCLASS field in the PCI configuration space).</p> <p>0: VGA Controller capacity enabled.</p> <p>1: The device will not be recognized as the system's VGA controller (for headless designs).</p>	0 (Internal pull-down)

TX_DEEMPH_EN	GPIO_20	PCI Express transmitter de-emphasis enable 0: Tx de-emphasis disabled. 1: Tx de-emphasis enabled.	0 (Internal pull-down)	1 Through pull-up resistor to VDD_33.
--------------	---------	---------------------------------------------------------------------------------------------------------	---------------------------	------------------------------------------






Strap Pins		GPU 7-bit Slave Address Field						
DBGDATA_7	DBGDATA_6	A6	A5	A4	A3	A2	A1	A0
LOW	LOW	1	0	0	0	0	0	0
LOW	HIGH	<b>1</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>1</b>
HIGH	LOW	1	0	0	0	0	1	0
HIGH	HIGH	1	0	0	0	0	1	1



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2017/07/20	Deciphered Date	2018/07/20	Title	R17M-P1-50/70 (3/9) MSIC-2	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom		0.1
				Module Design Topic		
Date: Thursday, November 22, 2018				Sheet	23	of 73

# A0/1 Channel



# B0/1 Channel



*A0 Channel*




### A1 Channel



# B0 Channel

# B1 Channel






Security Classification		Compal Secret Data		Title	
Issued Date		Deciphered Date		R17M-P1-50/70 (6/8)_CH B	
2017/07/20		2018/07/20		Module Design Topic	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Size		Rev	
Date: Thursday, November 22, 2018		Sheet		26 of 73	

## 5.3 Power-up/down Sequence


"R17M-P1-50 / R17M-P1-70" has the following requirements with regards to power-supply sequencing to avoid damaging the GPU:

- All the GPU supplies, except for VDD\_33, must fully reach their respective nominal voltages within 20 ms of the start of the ramp-up sequence, though a shorter ramp-up duration is preferred. The maximum slew rate on all rails is 20 mV/μs.
- It is recommended that the 3.3-V rail ramps up first.
- The 1.8 rail must reach its steady state at least 10 μs before VDDC, VDDCI, VDD\_08, and VMEMIO start to ramp up.




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/07/20	Deciphered Date	2018/07/20	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				R17M-P1-50/70 (7/9)_DISPLAY	
Size		Document Number		Rev	
Custom		Module Design Topic		0.1	
Date:		Thursday, November 22, 2018		Sheet 27 of 73	

Rail Name		Nominal Voltage	DC Tolerance	AC Tolerance	Maximum Current	Notes
VDDCI	"R17M-M2-70"	0.700 V	± 3%	± 3%	5 A (TDC)	9
VDD_08	"R17M-M2-70"	0.800 V	± 3%	± 3%	1.5 A (TDC)	9
VDDCI	All others	0.875 V	±3%	±3%	8 A (TDC)	2
VDD_08						
VMEMIO		1.35 V	± 3%	± 3%	128 bit: 2 A (TDC), 8 A (EDC)  64 bit: 1 A (TDC), 4 A (EDC)	3
VDD_18		1.8 V	± 3%	± 3%	1 A (TDC)	5, 6
VDD_33		3.3 V	± 3%	± 3%	10 mA (TDC)	
TSVDD		1.8 V	± 3%	± 3%	13 mA	7





## Titan Ridge SP Collateral - TBT, USB & DP Part



### Table 12. Supported types of Flash Memory

Manufacturer	Type	Volume, Mbit	Supply, V
AMIC	A25L080	8.0	3.0-3.6
Spansion	S25FL208K	8.0	2.7-3.6
Winbond	W25Q80DVSNIG	8.0 (8pin SOIC150 mil)	2.7-3.6
Macronix	MX25L8006EM1I	8.0 (150mil, 8-SOP)	2.7-3.6
Micron	M25PE80-VMN6TP	8.0 (150mil, SO8N)	2.7-3.6
Micron	M25PX80-VMN6TP	8.0 (150mil, SO8N)	2.3-3.6


#### Table 436. Power On Sequence

Parameter	Description	Min	Max	Units	Comments
Twpr	From VCCP3P_SX at 90% to RESET_N de-assertion	100	-	us	
Trst_rt	RESET_N rise time	0.1	500	ns	


Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2016/06/23	Deciphered Date	2017/06/23	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				<b>Thunderbolt TR(1/4)</b> Size Document Number <b>LA-G801P</b>		
				Rev 0.1		
				Date: Thursday, November 22, 2016   Sheet 29 of 73		



Titan Ridge SP Collateral - Power/GND



Two circuit diagrams for the TBT\_EE\_CLK signal. The top diagram shows a 5V\_LV\_P0 signal connected to a 140mil 3A trace, which then splits to two capacitors (CT234 and CT230) connected to ground. The bottom diagram shows a 3V\_TBT\_P0LDO signal connected to a 10uF capacitor (CT228) and a 3V\_LDO signal, which then splits to two capacitors (CT234 and CT230) connected to ground. Both diagrams include labels for component values and pin numbers.



### Table 8. I<sup>2</sup>C Address Selection

DIV = R2/(R1+R2) <sup>(1)</sup>		Pc UNIQUE ADDRESS [3:1]	
DIV_min	DIV_max	I2C_ADDR_DECODE_C1	I2C_ADDR_DECODE_C2
0.00	0.18	000b	100b
0.20	0.38	001b	101b
0.40	0.58	010b	110b
0.60	1.00	011b	111b

Table 4. I<sup>2</sup>C Default Unique Address I2C1 - Port 1Table 4. I<sup>2</sup>C Default Unique Address I2C1 - Port 1

Default I <sup>2</sup> C Unique Address							
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0	1	0	0	I <sup>2</sup> C_ADDR_DECODE_C1[2:0]			R/W

Note 1: Any bit is maskable for each port independently providing firmware override of the I<sup>2</sup>C address.

Note 1: Any bit is maskable for each port independently providing firmware override of the I<sup>2</sup>C address.

Table 5. I<sup>2</sup>C Default Unique Address I2C1 - Port 2

Default I <sup>2</sup> C Unique Address							
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0	1	0	0	I <sup>2</sup> C_ADDR_DECODE_C2[2:0]			R/W

Note 1: Any bit is maskable for each port independently providing firmware override of the I<sup>2</sup>C address.

Note 1: Any bit is maskable for each port independently providing firmware override of the I<sup>2</sup>C address.

For the I2C2 interface, the unique I<sup>2</sup>C address is a fixed value as shown in Table 6 and Table 7.

Table 6. I<sup>2</sup>C Default Unique Address I2C2 - Port 1

Default I <sup>2</sup> C Unique Address							
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0	1	1	1	0	0	0	R/W

Note 1: Any bit is maskable for each port independently, overriding firmware override of the I<sup>2</sup>C address.

Note 1: Any bit is maskable for each port independently, providing firmware override of the I<sup>2</sup>C address.






Table 7. I<sup>2</sup>C Default Unique Address I2C2 - Port 2

Default I <sup>2</sup> C Unique Address							
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0	1	1	1	1	1	1	R/W

Note 1: Any bit is maskable for each port independently, providing firmware override of the I<sup>2</sup>C address.

Note 1: Any bit is maskable for each port independently, providing firmware override of the I<sup>2</sup>C address.

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2016/06/23	Deciphered Date	2017/06/23	Title	Thunderbolt PD(3/4)	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					LA-G801P	0.1
				Date:	Thursday, November 22, 2016	Sheet 31 of 73



Security Classification		Compal Secret Data		Title	
Issued Date	2016/06/23	Deciphered Date	2017/06/23	USB3.1 TypeC	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-E581P	
				Date:	Thursday, November 22, 2018
				Sheet	32 of 73
				Rev	0.1

Compal Electronics, Inc.


USB3.1 TypeC

LA-E581P

Thursday, November 22, 2018

Sheet 32 of 73










Rev 0.1






LDO	RT9053AGB	
Package	SOT23-5	
Vout	1.2	V
Vin	3.3	V
Output Current	0.35	A
PD(SPEC:W)	0.23	W
θJA	250	°C/W
PD*θJA		
LNV SPEC <= 75 °C	57.5	°C
Check result	PASS	

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/12/25	Deciphered Date	2015/10/02	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size
				Document Number
				LA-F881P M/B
				Rev
				0.1
				Date: Thursday, November 22, 2018
				Sheet 33 of 73

Control			Switch Function		
OE	GPU_SEL	AUX_HPD_SEL	D0-D3	AUX	HPD
High	Low	Low	A	AUX A	HPD A
High	Low	High	A	AUX B	HPD B
High	High	Low	B	AUX A	HPD A
High	High	High	B	AUX B	HPD B
Low	X	X	Hi-Z	Hi-Z	Hi-Z




Security Classification		Compal Secret Data		Title	
Issued Date		Deciphered Date		P28-HDMI In/Out SW/Connector	
2012/05/28		2013/05/27		Rev 0.5	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Size		Date: Thursday, November 22, 2018	
		Sheet		34 of 73	



Vout = 0.8\*[1+(18/14)] = 1.8285V  
IQ(typ)=47uA, IQ(max)=57uA  
PD =(Vin-Vout)\*Iout + Vin\*IQ =(3.3-1.8285)  
\*0.676+3.3\*57/1000000=0.1666+0.0001881=0.9949  
θ JA=33.7 ° C/W  
PD\*θ JA=0.1668\*33.7=5.6° C


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/12/25	Deciphered Date	2016/09/24	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Scalar RTD2785T_CG	
Size B	Document Number	LA-XXXX M/B		Rev	0.1
Date:	Thursday, November 22, 2018	Sheet	35 of 73		









## +5VALW\_S5 to +5VS\_CAM\_S0 Transfer






## CAMERA



## MIC




## Touch




## RSC81/RSC83 place Bottom side near JQHD2 pin8 and 9



## RSC82/RSC84 place Bottom side near JQHD1 pin8 and 9



Panel side Pin7 need contact to GND SPEC  
H(3.3V)= MSTAR Concept, L=normal  
(Connect High or low, No NC Condition)




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/12/25	Deciphered Date	2016/09/24	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev. 0.1
LA-E631P M/B				Sheet 37 of 73
Date: Thursday, November 22, 2016				



A_EQ2	A_EQ1	EQ for channel loss
L	M	2.4dB
L	L	7.4dB
L	H	14.4dB
M	M	12.2dB(default)
M	L	9.4dB
M	H	13.3dB
H	M	6.2dB
H	L	11.2dB
H	H	5dB

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2015/12/25	Deciphered Date	2013/09/01	Title	<b>HDD/ODD</b>	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	<b>LA-F881P M/B</b>	0.1
				Date:	Thursday, November 22, 2018	Sheet 38 of 73




GPIO Control BIOS SEL PCIE/SATA

Module Configuration Decodes				Module Type and Main Host Interface <sup>1</sup>	Port Configuration <sup>2</sup>
CONFIG_0 (Pin 21)	CONFIG_1 (Pin 69)	CONFIG_2 (Pin 75)	CONFIG_3 (Pin 1)		
0	0	0	0	SSD - SATA	N/A
0	1	0	0	SSD - PCIe	N/A


Security Classification		Compal Secret Data				Compal Electronics, Inc.									
Issued Date		2015/12/25		Deciphered Date		2013/09/01		Title							
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								SSD (M2)							
								Size B	Document Number						Rev 0.1
									LA-F881P M/B						
								Date:	Thursday, November 22, 2018			Sheet	39	of	73

# WOL circuit (Connect +3V\_LAN to +3VALW)



+3.3V\_LAN rising time (10%~90%) need > 0.5ms and <100ms.

# Power ( Decoupling Cap. )






# LED Status

WOL	status	Yellow
don't care	No Link	off
off(ME WOL and Host WOL should be disable both)	S3/S4/S5	off
on	10M_inactive	
on	10M_active	
on	100M_inactive	
on	100M_active	
on	1G_inactive	
on	1G_active	

always on  
blinking

# 8111G resistor/8111H capacitor




Security Classification		Compal Secret Data		<b>Compal Electronics, Inc.</b>	
Issued Date	2015/12/25	Deciphered Date	2016/12/15		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title	
				LAN RTL8111G/H	
				Size Custom	Document Number
				LA-E881P M/B	
				Date:	Thursday, November 22, 2018
				Sheet	40 of 73

TPM 2.0 Co-lay

- 1.Nuvton\_NPCT650LBAYX
- 2.ST\_ST33HTPH2E32AAE8
- 3.Infineon\_SLB 9670


NEW PART: Nuvoton NPCT650LBAYX ( Default )  
Infineon SLB 9670  
ST ST33HTPH2E32AAE8






TPM/TCM IC







(Default)			
Pop / Un-pop For Co-lay	RTP1	RTP10	BOM Config
Nuvton_NPCT650LBAYX (\$R)	V	V	Nuvton@+TPM@
ST_ST33HTPH2E32AAE8(SPI)	X	X	ST@+TPM@
Infineon_SLB 9670(SPI)	X	X	Infineon@+TPM@













Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/12/15	Deciphered Date	2016/12/15	Title	SMART AMP TAS5766MRMTR
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number C7 AIO-530
				Date:	Thursday, November 22, 2018
				Sheet	44 of 73
				Rev	0.1





A\_SEL H= I2C address 0x56

This pin is monitored on the rising edge of RESET. A value of 0 makes the I2C dev address 0x54, and a value of 1 makes it 0x56.

Modify 2018/05/23

Modify 2018/05/23




TAS5717PHPR\_HTOF48\_7X7



Security Classification	Compal Secret Data	
Issued Date	2015/12/25	Deciphered Date
		2016/12/15

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.





Compal Electronics, Inc.			
Amp TI TPS5717			
Size	Document	Number	Rev
Custom			0.1
Date:	Thursday, November 22, 2018		
Sheet	45	of	73




Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2015/12/25	Deciphered Date	2016/12/15	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Amp ANPEC APA6003		
				Size	Document Number	Rev
				Custom	LA-E881P M/B	0.1
				Date:	Thursday, November 22, 2018	Sheet 46 of 73





## Rear USB3.0 Conn.





## For WIN 7 Debug







USB MUX Selection	
KDBG_MUX_SEL	Output
H	D = D2
L	D = D1









Place close to JUSB1 and JUSB2



## Rear USB3.0 Conn.











Rear USB3.0 Conn.

W=80mil

SP021810022

Place close to JUSB3 and JUSB4


Rear USB3.0 Conn.







Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/12/25	Deciphered Date	2016/09/24	Title	Side USB3.0 x 2
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Sheet	48 of 73
Document Number	LA-E881P M/B				Rev 0.1
Date:	Thursday, November 22, 2018	Sheet	48	of	73



### Lamp control


































**To BT module**



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2015/12/25	Deciphered Date	2016/09/24	Title	Side USB3.0 x 2	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size C	Document Number	Rev 0.1
				LA-E881P M/B		
				Date: Thursday, November 22, 2018	Sheet 49	of 73




# Place closely UEC1








Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2015/12/25				Title			
				Deciphered Date				FAN/Thermal Sensor			
				2015/10/02				Size			
								Document Number			
								LA-E881P M/B			
								Date: Thursday, November 22, 2018			
								Sheet 51 of 73			
								Rev 0.1			

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.




### +12VALW\_S5 TO +12VS\_S0 (PMOS)




	+12VALW_S5	+12VS_S0	BOM
Converter SKU	+12VALW_S5 = +12VS_S0, Enable: HW_12V_EN# (Follow SPL_S3#)		RDC7,RDC8,RDC9
Scalar SKU	HW_12V_EN#(Follow SCALAR_ON#)	SUSP# (Follow SPL_S3#)	QDC2,RDC10,RDC16,RDC17,CDC19,CDC17


## Power Button




## HDMI Button board




## BARCODE




## SSD Hole




## Screw Hole 5.4mm x 2 4.0 mm x 11




## CPU Hole




## GPU Hole




## Speaker



## FAN




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/12/25	Deciphered Date	2016/09/24	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PWR SW/LED/SCREW	
Size	Document	Number	Rev		0.1
Date: Thursday, November 22, 2018			Sheet 53 of 73		




main source :Cvilux CVILU\_CI1910M1VRJ-NH

### Current Limit Function



DIS SKU 230W:  
Full Load(100%) --> 11.5A  
Vtrip=7.5\*5m=57.5mV  
VLimit=Vtrip; Rlimit=(57.5mV+0.5mV)/20uA= 2.9K

Trigger(120%) --> 13.1A (@262W)  
Vtrip=13.1\*5m=65.5mV  
Rlimit=(65.5mV+0.5mV)/20uA=3.475K  
Select Rlimit=3.3K  
I\_Trigger-->13.1A




Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				Deciphered Date				Title			
2013/12/18				2013/12/18				DCIN/CONN			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size				Rev			
				Custom				0.1			
Date:				Thursday, November 22, 2018				Sheet 54 of 73			









$$\begin{aligned} &+2.5\text{VP} \\ &V_{in} = 5\text{V} \\ &I_{in} = 2.5 \times 2.24 / 0.85 / 5 \\ &\quad = 1.32\text{A} \end{aligned}$$


```
+2.5VP
Ipeak=1.5A ;Fsw=1MHz
ILimit=4A
Iin_ripple=0.75A
Delta IL=((Vin-Vo)/L)*[(Vout/Vin)*T]=0.568A
LIR=Delta IL/Ipeak=0.25
Cout=[L*(Iout+DeltaIL/2)^2]/[(Vout+Delta V)^2-Vout^2]
=11.8uF
CINBULK=Lload*Vout*(Vin-Vout)/(Fsw*Vin^2*VINPP)=0.78uF
```




Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2013/08/15	Deciphered Date	2013/08/29	Title	2.5VP(RT8068A)
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size C	Document Number
				Rev	0.1
Date:		Thursday, November 22, 2016		Sheet	57 of 73

+1.1V\_SCA  
Vin =5V  
Iin =1.1\*1.94/0.9/5  
=0.58A




+1.1V\_SCA  
Ipeak=3A ;Fsw=1MHz  
ILimit=4A  
Iin\_ripple=0.78A  
Delta IL=[(Vin-Vo)/L]\*[(Vout/Vin)\*T]=0.39A  
LIR=Delta IL/Ipeak=0.163  
Cout=[L\*(Iout+DeltaIL/2)^2]/[(Vout+Delta V)^2-Vout^2]  
=77.75uF  
CINBULK=Iload\*Vout\*(Vin-Vout)/(Fsw\*Vin^2\*VINPP)=0.69uF


+10VALWP  
Vin =20V  
Iin = 10\*1.04/0.85/20  
=0.61A



+10VALWP  
Imax=0.84A,Ipeak=1.2A ; Fsw=340KHz  
Current Limit=4.1A(Min)  
in\_ripple=0.78A  
Delta IL=[(Vin-Vo)/L]\*[(Vout/Vin)\*T]=3.12A  
LIR=Delta IL/Ipeak=3  
Cout=[L\*(Iout+DeltaIL/2)^2]/[(Vout+Delta V)^2-Vout^2]  
=6.11uF  
CINBULK=Iload\*Vout\*(Vin-Vout)/(Fsw\*Vin^2\*VINPP)=0.27uF




+1.8VALWP  
Ipeak=1.013A ;Fsw=1MHz  
ILimit=4A  
Iin\_ripple=0.4A  
Delta\_IL=[(Vin-Vo)/L]\*[(Vout/Vin)\*T]=0.745A  
LIR=Delta\_IL/Ipeak=0.372  
Cout=[L\*(Iout+DeltaIL/2)^2]/[(Vout+Delta V)^2-Vout^2]  
=20.81uF  
CINBULK=ILoad\*Vout\*(Vin-Vout)/(Fsw\*Vin^2\*VINPP)=0.06uF



Security Classification	Compal Secret Data		Title	
Issued Date	2014/12/26	Deciphered Date	2016/12/26	1.8V(RT8068/RT9059)
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF HAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 01
Date: Thursday, November 25, 2016				Sheet 59 of 73

SY8286\_V4\_single.mdd  
SY8286\_V4\_dual.mdd

PC2052/53 must close IC



$$V_{out} = 0.6V * (1 + R1/R2)$$
$$= 0.6 * (1 + (19.1/1))$$
$$V_{out} = 12.06V$$
$$\begin{aligned} V_{out} &= V_{fb} \cdot [1 + (R_t/R_b)] \\ &= 0.8 \cdot [1 + (2.1K/150)] \\ &= 12V \end{aligned}$$

+12VSP  
 $V_{in} = 20V$   
 $I_{in} = 12 \times 2.1 / 0.85 / 20$   
 $= 2.63A$

Security Classification		Compal Secret Data		<b>Compal Electronics, Inc.</b> <b>12V(RT8130B)</b>	
Issued Date	2013/08/29	Deciphered Date	2013/08/29	Title	Rev 0.1
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date	Thursday, November 22, 2018
				Sheet	60 of 73




```
+0.875V
Imax=5.6,Ipeak=8A ;Fsw=290KHz
Iocp=(Rcs1*Itrip)/Rdsen
Rds : L/S --> typ:10.2mohm ; max: 14mohm
Itrip=9-11 uA
Iocp(set)=12-16A
Iin_ripple=1.15A
Output Cap. ESR=17mohm
Delta IL=(Vin-Vin)*TL[(Vout/Vin)*T]=1.923A
LIR=Delta IL/Delta Io=0.24
CapL=[(Iout+Delta IL/2)*T]/[(Vout-Delta V)2-Vout2]=822.98uF
CINBULK=ILoad*Vout*(Vin-Vout)/(Fsw*Vin2*VINPP)=0.4uF
```

$$\begin{aligned} V_{in} &= 20V \\ I_{in} &= 8 \times 0.875 / 0.85 / 20 \\ &= 0.412A \end{aligned}$$

$$\begin{aligned} V_{out} &= V_{fb} * [1 + (R_t / R_b)] \\ &= 0.7 * [1 + (5K / 20K)] \\ &= 0.875V \end{aligned}$$


Security Classification	Compal Secret Data		Title	
Issued Date	2013/08/29	Deciphered Date	2013/08/29	0.875V(TPS51212)
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. THIS DRAWING IS NOT TO BE REPRODUCED, COPIED, EITHER WHOLLY OR IN PART, OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</p>			Size	Rev
			Document Number	0.1
Date	Thursday, November 22, 2018		Sheet	01 of 73

```
+VPCH_1.05VP
Vin = 20V
Iin = 1.0*10.24/0.85/20
      = 0.602A
```




Security Classification	Compal Secret Data			<i>Compal Electronics, Inc.</i>		
Issued Date	2013/08/29	Deciphered Date	2013/08/29	Title	<b>VPC1.05V(TPS51212)</b>	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev 0.1
				Custom		
Date:				Thursday, November 22, 2018	Sheet	62 of 73





Security Classification		Compal Secret Data		<b>Compal Electronics, Inc.</b>			
Issued Date		2013/08/29		Deciphered Date		2013/08/29	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title			
				VCCSA 1.05VSP(NCP5230M)			
				Size	Document Number	Rev	
				Custom		1.0	
Date:		Thursday, November 22, 2018		Sheet		64 of 73	






Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/08/29	Deciphered Date	2013/08/29	Title	VRAM_1.35V(TPSS51212)
THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Doc. Number	Rev
				Custm	0.1
				Date: Thursday, November 23, 2018	Sheet 66 of 75

```
S-Line 62 65W CPU power spec
Vcore ICCMAX=133A, TDC=91A
VccGT ICCMAX=45A, TDC=30A
```

```
S-Line 42 65W CPU power spec
Vcore ICCMAX=79A, TDC=61A
VccGT ICCMAX=45A, TDC=30A
```



6/20 SDV Change

CFL - S-LINE 62 65W


```
+CPU_CORE
TDC=91A,Ipeak=133A      Fsw=350K,OCp=180A
Inductor  DCR=1.1mohm
Output Cap. ESR=10mohm
L/S      --> typ: 4.8mohm ; max: 7mohm
Delta L  --> typ: 2.1mohm ; max: 3.3mohm
Delt L/V [Vin-Vo]/L/[V(Vout/Vin)*T]=10.255A
IL=Delta L/I,Ipeak=0.394
Cout=[I*(Vout+DeltaL/2)*2]/[V(Vout-Delta V)^2-Vout^2]
=811.08
CINBLow=ILoad*Vout*(V(Vin-Vout)/(Fsw*Vin^2*VINPP)=1.03uF
```

```
+GFX_CORE
TDC=30A,Ipeak=45A    Fsw=350K,OCF=60A
Inductor DCR=1.1mohm
Output Cap. ESR=10mohm
Rds H/S --> typ: 4.8mohm ; max: 7mohm
          L/S --> typ: 2.1mohm ; max: 3.3mohm
Delta    Iu=[(Vin-Vo)/L]*[(Vout/Vin)*T]*=6.267A
          IL=[Delta    IL]*Ipeak*0.358
Count=[IL*(Vout+Delta*IL)*2)/2)/[(Vout+Delta    V)^2-Vout^2]=
=577.19uF
CINBUK=ILoad*Vout*(Vout-Vin)/(Fsw*(Vin^2-VINP)=0.69uF
```

CFL - S-LINE 42 65W

```
+CPU_CORE
TDC=61A,Ipeak=79A      Fsw=350K,OCp=107A
Inductor  DCR=1.1mohm
Output Cap. ESR=10mohm
Rds Hs --> typ: 4.8mohm ; max: 7mohm
L/S --> typ: 2.1mohm ; max: 3.3mohm
Delta IL=[(Vin-Vo) * I] / (Vout/Vin)*T]=10.255A
LIR=Delta IL/Ipeak=0.394
Cout=[L*(Vout-Delta IL)^2]/[(Vout-Delta V)^2-Vout^2]
=811.08
CINBUOL=Iload*Vout*(Vin-Vout)/(Fsw*Vin^2*VINFP)=1.03uF
```








```
+GFX_CORE
TDC=30A,Ipeak=45A      Fsw=350K,OCR=60A
Inductor  DCR=1.1mohm
Output Cap. ESR=10mohm
Rds H/S --> typ: 4.8mohm ; max: 7mohm
           L/S --> typ: 2.1mohm ; max: 3.3mohm
Delta      IL=[(Vin-Vo)/L]*[(Vout/Vin)*T]=6.267A
           IL/Ipeak=0.358
Cout=[L*(Vout-Delta*IL)/2]/[(Vout-Delta
=577.19uF
CINBLK=ILoad*Vout*(Vin-Vout)/(Fsw*Vin*2*VINP)=0.69uF
```







Compal Electronics, Inc.


Security Classification	Compul Secret Data		Title
Issued Date	2010/01/26	Deciphered Date	2009/04/28
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OR R&D DEPARTMENT TO ANY OTHER DIVISION OR R&D DEPARTMENT WITHOUT THE WRITTEN APPROVAL OF THE COMPETENT DIVISION OR R&D DEPARTMENT. ANY INFORMATION DISCLOSED BY THIS SHEET MAY BE AUTOMATICALLY BY COMPAL ELECTRONICS, INC. HOWEVER, THE INFORMATION IN THIS SHEET MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			<b>CPU CORE (NCP61220M)</b> Drawing Number
Date	Thursday, November 21, 2018	Sheet	87 of 73





Security Classification	Compal Secret Data	Title	Compal Electronics, Inc.
Issued Date	2010/01/25	Deciphered Date	2009/04/28
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		File	CPU_CORE_1
		Size	2-A4
		Document Number	
		Date	Thursday, November 22, 2018
		Sheet	68 of 73
		Rev	0.1






NO	DATE	PAGE	MODIFICATION LIST	PURPOSE
1	9/15	P.57	EN Pin CPU_C10_GATE# change to C10_GATE#	HW request
2	9/18	P.61	PSYS Pin Add PR1525 to GND	
3	9/19	P.62	PL1218 Bom structure : S62#	
4				
5				

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Revised Date		Discontinued Date		Ver	
2011100113		2012208113		PWR PIR	
THE REUSE OF ANY INFORMATION CONTAINED HEREIN IS THE RESPONSIBILITY OF THE USER. COMPAL ELECTRONICS, INC. AND COMPAL CORPORATION ARE NOT RESPONSIBLE FOR ANY REUSE OF INFORMATION CONTAINED HEREIN. THE REUSE OF ANY INFORMATION CONTAINED HEREIN IS THE RESPONSIBILITY OF THE USER. COMPAL ELECTRONICS, INC. AND COMPAL CORPORATION ARE NOT RESPONSIBLE FOR ANY REUSE OF INFORMATION CONTAINED HEREIN.				PWR PIR	
Ver				2011100113	
2012208113				2011100113	
Ver				2011100113	
2012208113				2011100113	
Ver				2011100113	
2012208113				2011100113	
Ver				2011100113	
2012208113				2011100113	
Ver				2011100113	
2012208113				2011100113	
Ver				2011100113	
2012208113				2011100113	
Ver				2011100113	
2012208113				2011100113	
Ver				2011100113	
2012208113				2011100113	
Ver				2011100113	
2012208113				2011100113	
Ver				2011100113	
2012208113				2011100113	
Ver				2011100113	
2012208113				2011100113	
Ver				2011100113	
2012208113				2011100113	
Ver				2011100113	
2012208113				2011100113	
Ver				2011100113	
2012208113				2011100113	
Ver				2011100113	
2012208113				2011100113	
Ver				2011100113	
2012208113				2011100113	
Ver				2011100113	
2012208113				2011100113	
Ver				2011100113	
2012208113				2011100113	
Ver				2011100113	
2012208113				2011100113	
Ver				2011100113	
2012208113				2011100113	
Ver				2011100113	
2012208113				2011100113	
Ver				2011100113	
2012208113				2011100113	
Ver				2011100113	
2012208113				2011100113	
Ver				2011100113	
2012208113				2011100113	
Ver				2011100113	
2012208113				2011100113	
Ver				2011100113	
2012208113				2011100113	
Ver				2011100113	
2012208113				2011100113	
Ver				2011100113	
2012208113				2011100113	
Ver				2011100113	
2012208113				2011100113	
Ver				2011100113	
2012208113				2011100113	
Ver				2011100113	
2012208113				2011100113	
Ver				2011100113	
2012208113				2011100113	
Ver				2011100113	
2012208113				2011100113	
Ver				2011100113	
2012208113				2011100113	
Ver				2011100113	
2012208113				2011100113	
Ver				2011100113	
2012208113				2011100113	
Ver				2011100113	
2012208113				2011100113	
Ver				2011100113	
2012208113				2011100113	
Ver				2011100113	
2012208113				2011100113	
Ver				2011100113	
2012208113				2011100113	
Ver				2011100113	
2012208113				2011100113	
Ver				2011100113	
2012208113				2011100113	
Ver				2011100113	
2012208113				2011100113	
Ver				2011100113	
2012208113				2011100113	
Ver				2011100113	
2012208113				2011100113	
Ver				2011100113	
2012208113				2011100113	
Ver				2011100113	
2012208113				2011100113	
Ver				2011100113	
2012208113				2011100113	
Ver				2011100113	
2012208113				2011100113	
Ver				2011100113	
2012208113				2011100113	
Ver				2011100113	
2012208113				2011100113	
Ver				2011100113	
2012208113				2011100113	
Ver				2011100113	
2012208113				2011100113	
Ver				2011100113	
2012208113				2011100113	
Ver				2011100113	
2012208113				2011100113	
Ver				2011100113	
2012208113				2011100113	
Ver				2011100113	
2012208113				2011100113	
Ver				2011100113	
2012208113				2011100113	
Ver				2011100113	
2012208113				2011100113	
Ver				2011100113	
2012208113				2011100113	
Ver				2011100113	
2012208113				2011100113	
Ver				2011100113	
2012208113				2011100113	
Ver				2011100113	
2012208113				2011100113	
Ver				2011100113	
2012208113				2011100113	
Ver				2011100113	
2012208113				2011100113	
Ver				2011100113	
2012208113				2011100113	
Ver				2011100113	
2012208113				2011100113	
Ver				2011100113	
2012208113				2011100113	
Ver				2011100113	
2012208113				2011100113	
Ver				2011100113	
2012208113				2011100113	
Ver				2011100113	
2012208113				2011100113	
Ver				2011100113	
2012208113				2011100113	
Ver				2011100113	
2012208113				2011100113	
Ver				2011100113	
2012208113				2011100113	
Ver				2011100113	
2012208113				2011100113	
Ver				2011100113	
2012208113				2011100113	
Ver				2011100113	
2012208113				2011100113	
Ver				2011100113	
2012208113				2011100113	
Ver				2011100113	
2012208113				2011100113	
Ver				2011100113	
2012208113				2011100113	
Ver				2011100113	
2012208113				2011100113	
Ver				2011100113	
2012208113				2011100113	
Ver				2011100113	

# System clock and Reset map



## SMBUS Block Diagram

